# Heterogeneity Aware Shared DRAM Cache for Integrated Heterogeneous Systems

#### Adarsh Patil

Department of Computer Science and Automation, IISc Advised by Prof R. Govindarajan

February 6, 2018

Appears in ACM Transactions on Architecture and Code Optimization (TACO) Nov 2017

## Overview


- Introduction
  - Integrated Heterogeneous Systems (IHS)
  - 3D Die-stacked DRAM
- 2 Motivation
- The HAShCache proposal
  - HAShCache Design
  - HAShCache Mechanisms
- 4 Evaluation Methodology
- Results, Conclusion
- 6 Reviewer Questions



# Integrated Heterogenous Systems (IHS) Architecture


Latency-oriented CPU cores + Throughput-oriented GPGPU SMs on-chip

- Simplifies Programming Shared Virtual Memory, pointer sharing
- Allows GPGPUs to operate on data sets larger than memory size
- Reduces overall energy consumption
- Share resources NoC, caches, memory controllers, DRAMs
- e.g. AMD APUs, Intel Iris, NVIDIA Denver




## 3D Die-stacked DRAM


- DRAM layers placed closer to processing cores using 2.5D interposer and/or 3D TSV (through-silicon-vias)
- Large capacity can contain IHS working set
- Large Bandwidth beneficial for GPGPUs
- Slightly lower access latency beneficial for CPUs
- Our proposal uses this capacity as a hardware managed cache
- e.g. HBM (AMD/Hynix), HMC (Intel/Micron)



# (a) CPU Performance in IHS with Naive DRAM cache




(a) CPU Performance in IHS with Naive DRAM cache




• CPU performance improves by 42% over baseline

(a) CPU Performance in IHS with Naive DRAM cache




- CPU performance improves by 42% over baseline
- Ideal Homogeneous CPU achieves 372% improvement over baseline

(a) CPU Performance in IHS with Naive DRAM cache




- CPU performance improves by 42% over baseline
- Ideal Homogeneous CPU achieves 372% improvement over baseline
- Performance gap of almost 260% compared to the ideal

## (b) GPU Performance in IHS with Naive DRAM cache




(b) GPU Performance in IHS with Naive DRAM cache




GPU performance improves by 24% over baseline

(b) GPU Performance in IHS with Naive DRAM cache




- GPU performance improves by 24% over baseline
- Ideal Homogeneous GPU achieves 35% improvement over baseline

(b) GPU Performance in IHS with Naive DRAM cache




- GPU performance improves by 24% over baseline
- Ideal Homogeneous GPU achieves 35% improvement over baseline
- Performance gap within 10% of its ideal

## Cause for CPU Performance gap



• CPU Hit rates marginally affected (about 4%)

## Cause for CPU Performance gap



- CPU Hit rates marginally affected (about 4%)
- Increase in avg mem access latency by 213% due to co-running GPU

# The HAShCache Proposal

- An optimized DRAM cache solution for IHS processors
- Efficient DRAM cache design for heterogeneous architecture
  - Carefully architect the first order design constraints
  - Cache block size, metadata overheads, set associativity, miss penalty, addressing scheme
- Three Heterogeneity aware DRAM cache mechanisms
  - Heterogeneity aware DRAM cache scheduler PrIS Reduce large acces latencies for CPU requests
  - Heterogeneity aware Temporal Bypass ByE
     Allow CPU req to utilize the idle off-chip DRAM Bandwidth
  - Heterogeneity aware Spatial Occupancy Control Chaining Allow GPU to better use DRAM cache Bandwidth

#### Metadata overhead

Caching at 128 byte granularity (as opposed to larger 1-2KB granularity)
Tags stored in DRAM alongside data and streamed out in multiple bursts (TADs)

### Set Associativity

Direct mapped cache organization

## Reducing Miss Penalty

Cache Hit/miss Predictor based on MAP-I prediction for CPU No such mechanism for GPU

## Addressing Scheme

Addressed with RBH addressing scheme (Row-Rank-Bank-Column-Channel) (as opposed to BLP addressing scheme (Row-Column-Rank-Bank-Channel))

#### Metadata overhead

Caching at 128 byte granularity (as opposed to larger 1-2KB granularity)
Tags stored in DRAM alongside data and streamed out in multiple bursts (TADs)

## Set Associativity

Direct mapped cache organization

## Reducing Miss Penalty

Cache Hit/miss Predictor based on MAP-I prediction for CPU No such mechanism for GPU

## Addressing Scheme

Addressed with RBH addressing scheme (Row-Rank-Bank-Column-Channel) (as opposed to BLP addressing scheme (Row-Column-Rank-Bank-Channel))

#### Metadata overhead

Caching at 128 byte granularity (as opposed to larger 1-2KB granularity)
Tags stored in DRAM alongside data and streamed out in multiple bursts (TADs)

# Set Associativity

Direct mapped cache organization

## Reducing Miss Penalty

Cache Hit/miss Predictor based on MAP-I prediction for CPU No such mechanism for GPU

## Addressing Scheme

Addressed with RBH addressing scheme (Row-Rank-Bank-Column-Channel) (as opposed to BLP addressing scheme (Row-Column-Rank-Bank-Channel))

9 / 30

#### Metadata overhead

Caching at 128 byte granularity (as opposed to larger 1-2KB granularity)
Tags stored in DRAM alongside data and streamed out in multiple bursts (TADs)

## Set Associativity

Direct mapped cache organization

# Reducing Miss Penalty

Cache Hit/miss Predictor based on MAP-I prediction for CPU No such mechanism for GPU

# Addressing Scheme

Addressed with RBH addressing scheme (Row-Rank-Bank-Column-Channel) (as opposed to BLP addressing scheme (Row-Column-Rank-Bank-Channel))

OBJECTIVE: Reduce large access latencies for CPU req at DRAM cache

OBJECTIVE: Reduce large access latencies for CPU req at DRAM cache

 DRAM Memory Controllers use a scheduler to reorder request from the queue to best suit DRAM characteristics (e.g. First Ready-FCFS)

## OBJECTIVE: Reduce large access latencies for CPU req at DRAM cache

 DRAM Memory Controllers use a scheduler to reorder request from the queue to best suit DRAM characteristics (e.g. First Ready-FCFS)

#### **OBSERVATIONS:**

- large number of GPU requests  $\implies$  exhaust the queue positions  $\implies$  DRAM cache blocked and CPU requests being rejected
- GPU requests have good row buffer locality ⇒ preferentially scheduled ⇒ large queueing latency for CPU requests

## OBJECTIVE: Reduce large access latencies for CPU req at DRAM cache

 DRAM Memory Controllers use a scheduler to reorder request from the queue to best suit DRAM characteristics (e.g. First Ready-FCFS)

#### **OBSERVATIONS:**

- large number of GPU requests  $\implies$  exhaust the queue positions  $\implies$  DRAM cache blocked and CPU requests being rejected
- ullet GPU requests have good row buffer locality  $\Longrightarrow$  preferentially scheduled  $\Longrightarrow$  large queueing latency for CPU requests

## CPU Prioritized IHS aware Scheduler

Queue entry reservation for CPU req when queues reach critical levels CPU Request Prioritization for next request to be serviced Binary selection for scheduling simplifies the scheduling algorithm to a single stage and incurs no additional hardware overhead


# Heterogeneity aware Temporal Bypass - ByE

OBJECTIVE: Utilize the idle off-chip DRAM Bandwidth

# Heterogeneity aware Temporal Bypass - ByE

# OBJECTIVE: Utilize the idle off-chip DRAM Bandwidth OBSERVATIONS:

- Large DRAM cache capacity ⇒ high hit rates and long block residency time before being evicted ⇒ under-utilized off-chip DRAM bandwidth
- Baseline incorporates a hit/miss predictor for CPU requests and starts early off-chip access for a request that is predicted to be a miss




 However, we observe that when GPU is running, CPU requests returning from off-chip access wait at DRAM cache for verification of hit/miss via a tag match

# Heterogeneity aware Temporal Bypass - ByE

# Bypass $\underline{E}$ nabler (ByE)

**Bypasses CPU req** to clean lines & cache misses when GPU is running Achieved using a **Counting Bloom Filter that tracks dirty lines** 



- Bypassed CPU requests are not filled into DRAM cache
- Hardware Overhead: 256KB (0.4% of cache capacity)

OBJECTIVE: Allow GPU to better use DRAM cache Bandwidth

# OBJECTIVE: Allow GPU to better use DRAM cache Bandwidth OBSERVATIONS:

- GPU Hit rates in DRAM cache should be high enough that the GPU requests do not have to frequently use the relatively constricted off-chip DRAM bus
- GPU can trade off access latency for higher hit rates
- CPU applications have smaller working sets of a few MBs
- Small size GPU L2 caches provide limited filtering of traffic as compared to the CPU L2 cache


# OBJECTIVE: Allow GPU to better use DRAM cache Bandwidth OBSERVATIONS:

- GPU Hit rates in DRAM cache should be high enough that the GPU requests do not have to frequently use the relatively constricted off-chip DRAM bus
- GPU can trade off access latency for higher hit rates
- CPU applications have smaller working sets of a few MBs
- Small size GPU L2 caches provide limited filtering of traffic as compared to the CPU L2 cache


# Chaining

Provides **pseudo associativity for GPU** lines inserted in DRAM cache Ensures **minimum occupancy of CPU lines** in the DRAM cache


• Linear probing like scheme to resolve conflicts




- Linear probing like scheme to resolve conflicts
- Maintains low-threshold value ( $I_{cpu}$ ) occupancy for CPU lines in DRAM cache by ensuring GPU line does not replace CPU lines when this threshold is reached




- Linear probing like scheme to resolve conflicts
- Maintains low-threshold value ( $I_{cpu}$ ) occupancy for CPU lines in DRAM cache by ensuring GPU line does not replace CPU lines when this threshold is reached
- For a GPU line evicting a GPU line, chaining tries to replace a CPU line in any of the consecutive 3 locations




- Linear probing like scheme to resolve conflicts
- Maintains low-threshold value ( $I_{cpu}$ ) occupancy for CPU lines in DRAM cache by ensuring GPU line does not replace CPU lines when this threshold is reached
- For a GPU line evicting a GPU line, chaining tries to replace a CPU line in any of the consecutive 3 locations
- For all CPU requests, data is always inserted into the original location




- Linear probing like scheme to resolve conflicts
- Maintains low-threshold value ( $I_{cpu}$ ) occupancy for CPU lines in DRAM cache by ensuring GPU line does not replace CPU lines when this threshold is reached
- For a GPU line evicting a GPU line, chaining tries to replace a CPU line in any of the consecutive 3 locations
- For all CPU requests, data is always inserted into the original location
- Chained set location is represented by a 2 bit offset (used for lookup) + 2 bit reverse chain bits for the chained set (used for eviction)



- Linear probing like scheme to resolve conflicts
- Maintains low-threshold value ( $I_{cpu}$ ) occupancy for CPU lines in DRAM cache by ensuring GPU line does not replace CPU lines when this threshold is reached
- For a GPU line evicting a GPU line, chaining tries to replace a CPU line in any of the consecutive 3 locations
- For all CPU requests, data is always inserted into the original location
- Chained set location is represented by a 2 bit offset (used for lookup) + 2 bit reverse chain bits for the chained set (used for eviction)
- psuedo-associativity of atmost 1 and atmost 2 tag matches are needed





Chaining organization within the DRAM cache row and working

- CPU/GPU share address space, hence require both sets to be checked
- Chain dirty bits avoid second set lookup for CPU
- Chain offset, Reverse chain offset, Chain dirty bits, set ownership information uses the unused bits in the DRAM cache row

### **Experimental Setup**

CPU Core	five 4-wide OoO x86 cores @2.5 GHz		
CPU Caches	32KB 8-way split I/D private L1 Cache, 1MB 8-way shared split L2 Cache, 128B lines		
GPU Core	eight Fermi SMs@700MHz, 2x2 GTO warp sched 64K registers, 96KB scratch memory		
GPU Caches	64KB 4-way private L1 cache, 512KB, 16-way assoc L2 Coherent Cache		
Stacked DRAM	2 vaults, HMC_2500_x64, 2KB Page $t_{CL}$ - $t_{RCD}$ - $t_{RP}$ - $t_{RAS}$ =9.9ns-10.2ns-7.7ns-21.6ns 8 layers/vault, 4 banks/layer 64 byte burst size, Peak bandwidth 40GB/s		
Off-chip DRAM	2 channels, <b>DDR3_1600_x64</b> , 1KB page $t_{CL}$ - $t_{RCD}$ - $t_{RP}$ - $t_{RAS}$ =13.75ns-13.75ns-13.75ns-35ns 1 rank/channel, 8 banks/rank 64 byte burst size, Peak bandwidth 25GB/s		

#### Simulator

- gem5-gpu
- SE mode
- Heterogenous Cache Coherence

#### DRAM cache

- Memory-side cache
- MSHR, WriteBuffers
- Fill Queue
- Non-inclusive

### Methodology

Medium to high memory intensive *Multi-programmed SPEC 2006* combinations on CPU coupled with a *Rodinia no-copy* GPU benchmark

Name	Multi-program SPEC2006	Rodinia
Qg1	cactusADM;gcc;bzip2;sphinx3	needle
Qg2	astar;mcf;gcc;bzip2	needle
Qg3	gcc;libquantum;leslie3d;bwaves	needle
Qg4	a star; soplex; cactus ADM; libquantum	k-means
Qg5	milc;mcf;libquantum;bzip2	k-means
Qg6	bzip2;gobmk;hmmer;sphinx3	k-means
Qg7	soplex;milc;cactusADM;libquantum	gaussian
Qg8	milc;libquantum;gobmk;leslie3d	gaussian
Qg9	astar;milc;gcc;leslie3d	hotspot
Qg10	gcc;gobmk;leslie3d;sphinx3	hotspot
Qg11	astar;cactusADM;libquantum;sphinx3	srad
Qg12	astar;mcf;gobmk;sphinx3	streamcluster
Qg13	astar;cactusADM;libquantum;sphinx3	lud

Table: Workloads


## Methodology

- Fast-forward init phase until just before launch of the first kernel of the GPU program
- Each CPU forwarded by atleast 2B instructions (avg 20B per mix)
- Warmup phase until the fastest core reaches 250M instructions
- Detailed Timing simulations atleast 250M instructions on each core
- Rodinia benchmarks run in a conditioned loop represents the ROI
- Performance Metric Harmonic mean, Weighted Speedup


$$\textit{H-MEAN}_{\textit{CPU}} = \frac{n_{\textit{cpu}}}{\sum_{i=1}^{n_{\textit{cpu}}} \frac{1}{\textit{IPC}_{i}^{\textit{CPU}}}}, \quad \textit{H-MEAN}_{\textit{GPU}} = \frac{n_{\textit{gpu}}}{\sum_{i=1}^{n_{\textit{gpu}}} \frac{1}{\textit{IPC}_{i}^{\textit{GPU}}}}$$

$$\textit{H-MEAN}_{\textit{IHS}} = \frac{n_{\textit{cpu}} + n_{\textit{gpu}}}{\sum_{i=1}^{n_{\textit{cpu}}} \frac{1}{IPC_i^{\textit{CPU}}} + \sum_{i=1}^{n_{\textit{gpu}}} \frac{1}{IPC_i^{\textit{GPU}}}}, \textit{WS} = \sum_{i=1}^{n_{\textit{cpu}}} \frac{IPC_i^{\textit{CPU}|HS}}{IPC_i^{\textit{SP}}} + \sum_{i=1}^{n_{\textit{gpu}}} \frac{IPC_i^{\textit{GPU}|HS}}{IPC_i^{\textit{GPU}}}$$


# Results - Individual CPU and GPU performance




ByE+PrIS - CPU perf 49%  $\uparrow$ , GPU perf 3%  $\downarrow$  over naive DRAM cache Chaining+PrIS - CPU perf 46%  $\uparrow$ , GPU perf 6%  $\downarrow$  over naive DRAM cache



# Results - System Performance



ByE+PrIS - H-Mean of IPC 207%  $\uparrow$ , WS of IPC 16%  $\uparrow$  Chaining+PrIS - H-Mean of IPC 201%  $\uparrow$ , WS of IPC 15%  $\uparrow$ 



### Comparison with Related Work

- Staged Memory Scheduling (SMS) <sup>1</sup>
  - implements a 3 stage DRAM scheduler
  - requires large buffers per stage
  - 3 complex multi stage algorithm compared to PrIS
  - idling of buffers when corresponding cores are idle.

<sup>&</sup>lt;sup>1</sup>Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, Rachata Ausavarungnirun et. al., ISCA 2012

<sup>&</sup>lt;sup>2</sup>A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch, Jaewoong Sim et. al., MICRO 2012


# Comparison with Related Work

- Staged Memory Scheduling (SMS) <sup>1</sup>
  - implements a 3 stage DRAM scheduler
  - e requires large buffers per stage
  - 3 complex multi stage algorithm compared to PrIS
  - idling of buffers when corresponding cores are idle.
- Mostly Clean Cache (MCC)<sup>2</sup>
  - dispatches some requests to off-chip DRAM
  - uses a hybrid write policy for the DRAM cache
  - supports write-through and write-back policies for different rows
  - Iimits number of rows in write-back mode which allows MCC limit the amount of dirty data in the DRAM cache.


<sup>&</sup>lt;sup>1</sup>Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, Rachata Ausavarungnirun et. al., ISCA 2012

<sup>&</sup>lt;sup>2</sup>A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch, Jaewoong Sim et. al., MICRO 2012


### Comparison with Related Work




PrIS+ByE - CPU 19%  $\uparrow$ , GPU 5%  $\uparrow$  compared to SMS PrIS+ByE - CPU 57%  $\uparrow$ , GPU 6%  $\downarrow$  compared to MCC




# Sensitivity Study with 128MB DRAM cache






# Off-chip DRAM with latency similar to stacked DRAM


#### DD3 2133 MHz like off-chip DRAM







# Higher Bandwidth DRAM cache


#### Doubling the DRAM cache bandwidth 80 GB/s





#### Partitioned DRAM cache to alleviate interference






#### Conclusion

- We present a case for performance improvement of IHS with a stacked DRAM cache device
- Quantify the effects of co-running on each processor and show that heterogeneity adversely affects CPU performance
- We carefully design a DRAM cache organization for IHS processors
- We propose 3 heterogeneity-aware optimizations for DRAM cache a scheduler, a spatial bypass and a temporal occupancy control scheme that improves performance of the overall system by over 200% over a system with no DRAM cache and 41% over a system with a naive DRAM cache
- Significant benefits of using a stacked DRAM cache for IHS processors, far exceeding the usefulness of the such devices in homogeneous GPUs and multi-core CPU systems.

#### Reviewer Questions

Q: Bandwidth aware bypass and no-insert decisions...

The graph shows the percentage bandwidth utilization of DRAM cache sampled periodically during the running of only the GPU kernel.



#### Reviewer Questions

Q: On the scalability of bloom filter...

Design a per rank or per bank bloom filter. When the bloom filter for a rank or bank saturates (or pred accuracy is poor) the corresponding cache lines in the rank or bank can be scrubbed. The rest of the DRAM can continue regular operation. Only requests that map to the rank or bank being scrubbed will face temporarily high latency.

Q: Non-standard interface/burst length used for Alloy Cache...

We agree with this observation. However, stacked DRAMs are tightly intergrated with the processor package vendors can provide customized (non-JEDEC) standard interfaces.

#### Reviewer Questions

#### Q: Larger SRAM LLC caches for CPU and GPU...

